Basics of digital electronics design
RTL design using SystemVerilog
Digital system verification principles
Universal Verification Methodology (UVM)
Final project work for hands-on experience in Grovf’s real work environment
Knowledge of Mathematics, Electronics and Programming․
Basic understanding of theory of Algorithms.
Basic skills in C++ and Linux.
Profiiciency in English and Russian languages will be viewed as an advantage.
Knowledge of VHDL, and Verilog will be a plus.
This site uses cookies to deliver our services and to show you relevant ads and job listings. By using our site, you acknowledge that you have read and understand our Privacy Policy, and our Terms of Service.
