Digital Verification Engineer, UK, CH

Kandou Bus

Northampton, GB
  • Job Type: Full-Time
  • Function: Accounting/Finance
  • Post Date: 01/07/2021
  • Website:
  • Company Address:

About Kandou Bus

Developer of a SerDes IP and chip serial links designed to provide enhanced communications between chips inside electronic systems. The company's chip links increase the bit-rate and the reach for given physical communication and reduces the power consumption, enabling users to get compute power in a smaller form factor, at a lower cost and less energy consumption.

Job Description

At Kandou, we are a team of passionate professionals striving to make a mark in the trajectory of the semiconductor industry. If you love to be part of a start-up that is challenging established tech giants and you are a proactive problem-solver who is motivated by pushing your limits and challenging the status quo, we have an opportunity for you.


Kandou is actively seeking a resourceful Digital Verification Engineer (Serdes) ideally for our office either UK or Lausanne.


Key responsibilities


  • Work with Design Engineers in verification and validation of circuit designs
  • Prepare design verification plan based on design specifications
  • Plan and schedule assigned projects for timely completion
  • Utilize latest techniques, tools and technologies for design verification activities
  • Maintain design verification environment, track and close design bugs
  • Develop design verification methodologies and implement standard debug flows
  • Participate in design reviews


 Your profile


  • 5+ years’ experience in the semiconductor industry.Expert in digital design verification, using standardized methodologies, i.e. UVMExperience with SystemVerilog Assertions (SVA) and formal verification is valuableFamiliarity with SerDes is highly desirableExperience with 3rd party VIP usage is an added bonus
  • Familiarity with high level protocols (e.g. PCIe, USB, DP) is an added bonus
  • Experience in simulating mixed signal designs with real-number Verilog behavioural models is highly desirable
  • Experience in constrained random testbench development
  • Proven track record in verifying complex designs (preferably in high volume ASIC applications)
  • Bachelor of Engineering in Electronics and Electrical Engineer (equivalent or higher)



  • Very good knowledge on Metric driven verification including test planning and coverage closure
  • Very good knowledge on simulation tools and debugging techniques
  • Good scripting techniques, regression setup and regression management
  • Good understanding of simulation and verification environments
  • Understanding of verification planning and testbench development using latest methodologies
  • Skilled in trade-offs between quality and schedule
  • Excellent team player with great communication skills
  • Be rigorous and have an analytical mind


If you recognise yourself in the description above, and love to be part of a growing Company, are a good team player with an upbeat approach to life, we would love to hear from you. 

Related Jobs

Serdes Analog Architect, CH, UK

Kandou Bus - Lausanne, CH

Field Application Engineer US

Kandou Bus - Silicon Valley, CA, US

Modeling Engineer, CH, UK

Kandou Bus - Lausanne, CH

Digital Verification Engineer, UK, CH

Kandou Bus - Northampton, GB

Analog Modelling Engineer UK, CH

Kandou Bus - Reading, GB
Disclaimer: Local Candidates Only
This company does NOT accept candidates from outside recruiting firms. Agency contacts are not welcome.