- Job Type: Full-Time
- Function: Engineering Hardware
- Post Date: 01/01/2021
- Website: innovium.com
- Company Address: 6001 America Center Drive San Jose, San Jose, CA, 95002
About Innovium
Innovium is a provider of high performance, innovative switching silicon solutions for data centers. Innovium’s TERALYNX family delivers software compatible products ranging from 3.2Tbps to 12.8Tbps with unmatched power efficiency, radix, programmability, buffers and low latency.
Job Description
- Ideal Candidates should have 3 to 6 years of Circuit design experience
- Knowledge of Industry Standard Circuits and design tools
- Solid Understanding of device physics and process
- Will be responsible for implementation of high frequency, low power, low skew global clock distribution network
- Experience and understanding of design goals and trade-offs as they relate to high frequency clock design is a plus
- Exposure to industry standard PD tools and flow is a plus
- Experience in writing Python/Perl/ Tcl scripts to automate variety of design tasks relating to custom clock design and large volume data handling
- Should be a good team player with good communication skills and have a strong desire to learn
- Minimum of BS Electrical/Computer engineering (MS preferred)
Related Jobs
Senior Manager Sales and Business Development
Innovium - Bangalore, IN
Office Coordinator
Innovium - San Jose, CA, US
VLSI ASIC Design Engineers
Innovium - San Jose, CA, US
VLSI ASIC Design Engineers
Innovium - Bangalore, IN
VLSI Silicon Validation/Emulation Engineer
Innovium - San Jose, CA, US