|
|
| Senior DSP-FW Design Engineer | | Quartics | | The Senior DSP FW design engineer will work on the optimization of video algorithm into our embedded system. In collaboration with the video architect, he will contribute to the algorithms optimization. His main responsibilities will be to interpret and potentially rework C modeled algorithms in order to take full advantage of our Hardware architecture. The successful candidate will also mentor other DSP engineers, and will be expected to contribute to FW development procedure (coding guideline, test-bench requirement, debugging strategy…)
Requirements
(please summarize the key work/educational experiences experience you expect to get)
· 8+ of work in FW on embedded system
· Strong experience with VLIW architecture
· Multi-threading exposure, more particularly with heterogeneous processors system
· C/C++ experience is a requirement
· Experience in video compression/processing is a strong plus.
· Experience in multimedia system is a plus
· PCIE knowledge is a plus.
. | | MS degree with background in EE | | Apply Now |
|
 |
|
